Defect-Oriented Verilog Fault Simulation of SoC Macros using a Stratified Fault Sampling Technique.

Marcelino B. Santos, Fernando M. Gonalves, Isabel C. Teixeira, Joo Paulo Teixeira

Browse the full VTS paper archive.