Skip to content

Matthias Sauer

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

58

Venues

14

Active years

1992–2025

Best venue rank

B

Where they publish

Papers

58 indexed papers, newest first.

YearVenueTitleAuthors
2025ETSTowards Understanding of System-Level Test Unique Fails.Nourhan Elhamawy, Jens Anders, Ilia Polian, Matthias Sauer
2025ETSAutomated Test Equipment Drift Characterization Based on Gauge Repeatability and Reproducibility.Anand Venkatachalam, Ernst Aderholz, Matthias Sauer, Simon Schweizer, Matthias Werner, Ilia Polian
2025ITCInfluence of Automated Test Equipment Drift on Process Capability Studies.Anand Venkatachalam, Ernst Aderholz, Matthias Sauer, Simon Schweizer, Matthias Werner, Ilia Polian
2024ETSOptimizing System-Level Test Program Generation via Genetic Programming.Denis Schwachhofer, Francesco Angione, Steffen Becker, Stefan Wagner, Matthias Sauer, Paolo Bernardi, Ilia Polian
2024ETSTraining Large Language Models for System-Level Test Program Generation Targeting Non-functional Properties.Denis Schwachhofer, Peter Domanski, Steffen Becker, Stefan Wagner, Matthias Sauer, Dirk Pflger, Ilia Polian
2024VTSScenario-based Test Content Optimization: Scan Test vs. System-Level Test.Nourhan Elhamawy, Jens Anders, Ilia Polian, Matthias Sauer
2023ETSA Survey of Recent Developments in Testability, Safety and Security of RISC-V Processors.Jens Anders, Pablo Andreu, Bernd Becker, Steffen Becker, Riccardo Cantoro, Nikolaos Ioannis Deligiannis, Nourhan Elhamawy, Tobias Faller, Carles Hernndez, Nele Mentens, Mahnaz Namazi Rizi, Ilia Polian, Abolfazl Sajadi, Matthias Sauer, Denis Schwachhofer, Matteo Sonza Reorda, Todor Stefanov, Ilya Tuzov, Stefan Wagner, Nusa Zidaric
2023ETSAutomating Greybox System-Level Test Generation.Denis Schwachhofer, Maik Betka, Steffen Becker, Stefan Wagner, Matthias Sauer, Ilia Polian
2022DATEIntelligent Methods for Test and Reliability.Hussam Amrouch, Jens Anders, Steffen Becker, Maik Betka, Gerd Bleher, Peter Domanski, Nourhan Elhamawy, Thomas Ertl, Athanasios Gatzastras, Paul R. Genssler, Sebastian Hasler, Martin Heinrich, Andr van Hoorn, Hanieh Jafarzadeh, Ingmar Kallfass, Florian Klemme, Steffen Koch, Ralf Ksters, Andrs Lalama, Raphal Latty, Yiwen Liao, Natalia Lylina, Zahra Paria Najafi-Haghi, Dirk Pflger, Ilia Polian, Jochen Rivoir, Matthias Sauer, Denis Schwachhofer, Steffen Templin, Christian Volmer, Stefan Wagner, Daniel Weiskopf, Hans-Joachim Wunderlich, Bin Yang, Martin Zimmermann
2022ETSMachine Learning for Test, Diagnosis, Post-Silicon Validation and Yield Optimization.Hussam Amrouch, Krishnendu Chakrabarty, Dirk Pflger, Ilia Polian, Matthias Sauer, Matteo Sonza Reorda
2021ETSSecurity, Reliability and Test Aspects of the RISC-V Ecosystem.Jaume Abella, Sergi Alcaide, Jens Anders, Francisco Bas, Steffen Becker, Elke De Mulder, Nourhan Elhamawy, Frank K. Grkaynak, Helena Handschuh, Carles Hernndez, Michael Hutter, Leonidas Kosmidis, Ilia Polian, Matthias Sauer, Stefan Wagner, Francesco Regazzoni
2021IOLTSSystem-Level Test: State of the Art and Challenges.Davide Appello, H. H. Chen, Matthias Sauer, Ilia Polian, Paolo Bernardi, Matteo Sonza Reorda
2021VTSNew Techniques for the Automatic Identification of Uncontrollable Lines in a CPU Core.Nikolaos Ioannis Deligiannis, Riccardo Cantoro, Matthias Sauer, Bernd Becker, Matteo Sonza Reorda
2019DATEOn Secure Data Flow in Reconfigurable Scan Networks.Pascal Raiola, Benjamin Thiemann, Jan Burchard, Ahmed Atteya, Natalia Lylina, Hans-Joachim Wunderlich, Bernd Becker, Matthias Sauer
2019ETSOn Integrating Lightweight Encryption in Reconfigurable Scan Networks.Benjamin Thiemann, Linus Feiten, Pascal Raiola, Bernd Becker, Matthias Sauer
2019ITCSecurity Compliance Analysis of Reconfigurable Scan Networks.Natalia Lylina, Ahmed Atteya, Pascal Raiola, Matthias Sauer, Bernd Becker, Hans-Joachim Wunderlich
2018ETSOnline prevention of security violations in reconfigurable scan networks.Ahmed Atteya, Michael A. Kochte, Matthias Sauer, Pascal Raiola, Bernd Becker, Hans-Joachim Wunderlich
2018ETSTowards the formal verification of security properties of a Network-on-Chip router.Johanna Seplveda, Damian Aboul-Hassan, Georg Sigl, Bernd Becker, Matthias Sauer
2018IOLTSDetecting and Resolving Security Violations in Reconfigurable Scan Networks.Pascal Raiola, Michael A. Kochte, Ahmed Atteya, Laura Rodrguez Gmez, Hans-Joachim Wunderlich, Bernd Becker, Matthias Sauer
2018VTSEfficient generation of parametric test conditions for AMS chips with an interval constraint solver.Felix Neubauer, Jan Burchard, Pascal Raiola, Jochen Rivoir, Bernd Becker, Matthias Sauer
2017DATESensitized path PUF: A lightweight embedded physical unclonable function.Matthias Sauer, Pascal Raiola, Linus Feiten, Bernd Becker, Ulrich Rhrmair, Ilia Polian
2017ETSSpecification and verification of security in reconfigurable scan networks.Michael A. Kochte, Matthias Sauer, Laura Rodrguez Gmez, Pascal Raiola, Bernd Becker, Hans-Joachim Wunderlich
2016ASPDACMixed 01X-RSL-Encoding for fast and accurate ATPG with unknowns.Dominik Erb, Karsten Scheibler, Michael A. Kochte, Matthias Sauer, Hans-Joachim Wunderlich, Bernd Becker
2016ETSFormal verification of secure reconfigurable scan network infrastructure.Michael A. Kochte, Rafal Baranowski, Matthias Sauer, Bernd Becker, Hans-Joachim Wunderlich
2016VTSEffective generation and evaluation of diagnostic SBST programs.Andreas Riefert, Riccardo Cantoro, Matthias Sauer, Matteo Sonza Reorda, Bernd Becker
2015DATESolving DQBF through quantifier elimination.Karina Gitina, Ralf Wimmer, Sven Reimer, Matthias Sauer, Christoph Scholl, Bernd Becker
2015DATEOn the automatic generation of SBST test programs for in-field test.Andreas Riefert, Riccardo Cantoro, Matthias Sauer, Matteo Sonza Reorda, Bernd Becker
2015ETSImproving RO-PUF quality on FPGAs by incorporating design-dependent frequency biases.Linus Feiten, Tobias Martin, Matthias Sauer, Bernd Becker
2015ETSIdentification of high power consuming areas with gate type and logic level information.Kohei Miyase, Matthias Sauer, Bernd Becker, Xiaoqing Wen, Seiji Kajihara
2015VTSMulti-cycle Circuit Parameter Independent ATPG for interconnect open defects.Dominik Erb, Karsten Scheibler, Matthias Sauer, Sudhakar M. Reddy, Bernd Becker
2015VTSImproving diagnosis resolution of a fault detection test set.Andreas Riefert, Matthias Sauer, Sudhakar M. Reddy, Bernd Becker
2014ATVAIncremental Encoding and Solving of Cardinality Constraints.Sven Reimer, Matthias Sauer, Tobias Schubert, Bernd Becker
2014DATEEfficient SMT-based ATPG for interconnect open defects.Dominik Erb, Karsten Scheibler, Matthias Sauer, Bernd Becker
2014DATEUsing MaxBMC for Pareto-optimal circuit initialization.Sven Reimer, Matthias Sauer, Tobias Schubert, Bernd Becker
2014DATEAn effective approach to automatic functional processor test generation for small-delay faults.Andreas Riefert, Lyl M. Ciganda, Matthias Sauer, Paolo Bernardi, Matteo Sonza Reorda, Bernd Becker
2014ETSVariation-aware deterministic ATPG.Matthias Sauer, Ilia Polian, Michael E. Imhof, Abdullah Mumtaz, Eric Schneider, Alexander Czutro, Hans-Joachim Wunderlich, Bernd Becker
2014ITCTest pattern generation in presence of unknown values based on restricted symbolic logic.Dominik Erb, Karsten Scheibler, Michael A. Kochte, Matthias Sauer, Hans-Joachim Wunderlich, Bernd Becker
2014VLSIDEfficient SAT-Based Circuit Initialization for Larger Designs.Matthias Sauer, Sven Reimer, Sudhakar M. Reddy, Bernd Becker
2013ASPDACProvably optimal test cube generation using quantified boolean formula solving.Matthias Sauer, Sven Reimer, Ilia Polian, Tobias Schubert, Bernd Becker
2013DATEEfficient SAT-based dynamic compaction and relaxation for longest sensitizable paths.Matthias Sauer, Sven Reimer, Tobias Schubert, Ilia Polian, Bernd Becker
2013ICCDEquivalence checking of partial designs using dependency quantified Boolean formulae.Karina Gitina, Sven Reimer, Matthias Sauer, Ralf Wimmer, Christoph Scholl, Bernd Becker
2013ITCEarly-life-failure detection using SAT-based ATPG.Matthias Sauer, Young Moon Kim, Jun Seomun, Hyung-Ock Kim, Kyung Tae Do, Jung Yun Choi, Kee Sup Kim, Subhasish Mitra, Bernd Becker
2013LPNMRAccurate Computation of Sensitizable Paths Using Answer Set Programming.Benjamin Andres, Matthias Sauer, Martin Gebser, Tobias Schubert, Bernd Becker, Torsten Schaub
2013VTSIdentification of critical variables using an FPGA-based fault injection framework.Andreas Riefert, Jrg Mller, Matthias Sauer, Wolfram Burgard, Bernd Becker
2012DATEOn the optimality of K longest path generation algorithm under memory constraints.Jie Jiang, Matthias Sauer, Alexander Czutro, Bernd Becker, Ilia Polian
2012ETSMulti-conditional SAT-ATPG for power-droop testing.Alexander Czutro, Matthias Sauer, Ilia Polian, Bernd Becker
2012ETSOn the quality of test vectors for post-silicon characterization.Matthias Sauer, Alexander Czutro, Bernd Becker, Ilia Polian
2012ICCADSmall-delay-fault ATPG with waveform accuracy.Matthias Sauer, Alexander Czutro, Ilia Polian, Bernd Becker
2012ITCFunctional test of small-delay faults using SAT and Craig interpolation.Matthias Sauer, Stefan Kupferschmid, Alexander Czutro, Ilia Polian, Sudhakar M. Reddy, Bernd Becker
2012VLSIDAnalysis of Reachable Sensitisable Paths in Sequential Circuits with SAT and Craig Interpolation.Matthias Sauer, Stefan Kupferschmid, Alejandro Czutro, Sudhakar M. Reddy, Bernd Becker
2012VTSSAT-ATPG using preferences for improved detection of complex defect mechanisms.Alexander Czutro, Matthias Sauer, Tobias Schubert, Ilia Polian, Bernd Becker
2011DDECSSAT-based analysis of sensitisable paths.Matthias Sauer, Alexander Czutro, Tobias Schubert, Stefan Hillebrecht, Ilia Polian, Bernd Becker
2011IOLTSEstimation of component criticality in early design steps.Matthias Sauer, Alejandro Czutro, Ilia Polian, Bernd Becker
2011IOLTSAn FPGA-based framework for run-time injection and analysis of soft errors in microprocessors.Matthias Sauer, Victor Tomashevich, Jrg Mller, Matthew Lewis, Andreas Spilla, Ilia Polian, Bernd Becker, Wolfram Burgard
1994ISCASA New Retiming Algorithm for Circuit Design.Sven Simon, Ernst G. Bernard, Matthias Sauer, Josef A. Nossek
1993ICASSPA CORDIC-based Jacobi-like algorithm for eigenvalue computation.Jrgen Gtze, Steffen Paul, Matthias Sauer
1993ISCASBlock Sequential CORDIC Architectures.Matthias Sauer, Ernst G. Bernard, Josef A. Nossek
1992ICASSPA pipeline architecture for modified higher radix FFT.Ernst G. Bernard, Josef G. Krammer, Matthias Sauer, R. Schweizer