Identification of high power consuming areas with gate type and logic level information.

Kohei Miyase, Matthias Sauer, Bernd Becker, Xiaoqing Wen, Seiji Kajihara

Browse the full ETS paper archive.