Skip to content

Miron Abramovici

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

56

Venues

12

Active years

1977–2017

Best venue rank

A*

Where they publish

Papers

56 indexed papers, newest first.

YearVenueTitleAuthors
2017VTSKeynote address tribute to Professor Mel Breuer: Contributions to CAD and Test.Sandeep Gupta, Miron Abramovici, Magdy Abadir, Sridhar Narayanan
2010DACBridging pre-silicon verification and post-silicon validation.Amir Nahir, Avi Ziv, Rajesh Galivanche, Alan J. Hu, Miron Abramovici, Albert Camilleri, Bob Bentley, Harry Foster, Valeria Bertacco, Shakti Kapoor
2006DACA reconfigurable design-for-debug infrastructure for SoCs.Miron Abramovici, Paul Bradley, Kumar N. Dwarakanath, Peter Levin, Grard Memmi, Dave Miller
2002DACUsing embedded FPGAs for SoC yield improvement.Miron Abramovici, Charles E. Stroud, John Marty Emmert
2002DACLow-cost sequential ATPG with clock-control DFT.Miron Abramovici, Xiaoming Yu, Elizabeth M. Rudnick
2002IOLTSBIST-Based Delay-Fault Testing in FPGAs.Miron Abramovici, Charles E. Stroud
2002ITCBIST-Based Diagnosis of FPGA Interconnect.Charles E. Stroud, Jeremy Nall, Matthew Lashinsky, Miron Abramovici
2001FCCMA Configurable Hardware/Software Approach to SAT Solving.Jos T. de Sousa, J. M. da Silva, Miron Abramovici
2001IOLTSOn-Line BIST and Diagnosis of FPGA Interconnect Using Roving STARs.Miron Abramovici, Charles E. Stroud, Matthew Lashinsky, Jeremy Nall, John Marty Emmert
2001ITCAt-speed logic BIST using a frozen clock testing strategy.Jongshin Shin, Xiaoming Yu, Elizabeth M. Rudnick, Miron Abramovici
2000FCCMDynamic Fault Tolerance in FPGAs via Partial Reconfiguration.John Marty Emmert, Charles E. Stroud, Brandon Skaggs, Miron Abramovici
2000FPLPerformance Penalty for Fault Tolerance in Roving STARs.John Marty Emmert, Charles E. Stroud, Jason A. Cheatham, Andrew M. Taylor, Pankaj Kataria, Miron Abramovici
2000IOLTSImproving On-Line BIST-Based Diagnosis for Roving STARs.Miron Abramovici, Charles E. Stroud, Brandon Skaggs, John Marty Emmert
2000ITCDIST-based detection and diagnosis of multiple faults in FPGAs.Miron Abramovici, Charles E. Stroud
2000ITCMUST: multiple-stem analysis for identifying sequentially untestable faults.Qiang Peng, Miron Abramovici, Jacob Savir
1999DACA Massively-Parallel Easily-Scalable Satisfiability Solver Using Reconfigurable Hardware.Miron Abramovici, Jos T. de Sousa, Daniel G. Saab
1999DATEFreezeFrame: Compact Test Generation Using a Frozen Clock Strategy.Yanti Santoso, Matthew C. Merten, Elizabeth M. Rudnick, Miron Abramovici
1999FCCMA Virtual Logic Algorithm for Solving Satisfiability Problems Using Reconfigurable Hardware.Miron Abramovici, Jos T. de Sousa
1999ITCUsing roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications.Miron Abramovici, Charles E. Stroud, Carter Hamilton, Sajitha Wijesuriya, Vinay Verma
1998ITCBuilt-in self-test of FPGA interconnect.Charles E. Stroud, Sajitha Wijesuriya, Carter Hamilton, Miron Abramovici
1997FCCMFault simulation on reconfigurable hardware.Miron Abramovici, Prem R. Menon
1997FPLSatisfiability on reconfigurable hardware.Miron Abramovici, Daniel G. Saab
1997ITCBIST-Based Diagnostics of FPGA Logic Blocks.Charles E. Stroud, Eric Lee, Miron Abramovici
1996DACIdentifying Sequential Redundancies Without Search.Mahesh A. Iyer, David E. Long, Miron Abramovici
1996DATESurprises in Sequential Redundancy Identification.Mahesh A. Iyer, David E. Long, Miron Abramovici
1996FPGAEvaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks.Charles E. Stroud, Ping Chen, Srinivasa Konala, Miron Abramovici
1996ITCUsing ILA Testing for BIST in FPGAs.Charles E. Stroud, Eric Lee, Srinivasa Konala, Miron Abramovici
1996VTSIncreasing testability by clock transformation (getting rid of those darn states).Krishna B. Rajan, David E. Long, Miron Abramovici
1996VTSBuilt-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!).Charles E. Stroud, Srinivasa Konala, Ping Chen, Miron Abramovici
1995ITCOn Combining Design for Testability Techniques.Prashant S. Parikh, Miron Abramovici
1995VTSIdentifying sequentially untestable faults using illegal states.David E. Long, Mahesh A. Iyer, Miron Abramovici
1994ITCSequentially Untestable Faults Identified Without Search ("Simple Implications Beat Exhaustive Search!").Mahesh A. Iyer, Miron Abramovici
1994VLSIDLow-Cost Redundancy Identification for Combinatorial Circuits.Mahesh A. Iyer, Miron Abramovici
1993DACA Cost-Based Approach to Partial Scan.Prashant S. Parikh, Miron Abramovici
1993ITCDOs and DON'Ts in Computing Fault Coverage.Miron Abramovici
1993ITCOn Selecting Flip-Flops for Partial Reset.Miron Abramovici, Prashant S. Parikh, Ben Mathew, Daniel G. Saab
1992DACFreeze!: A New Approach for Testing Sequential Circuits.Miron Abramovici, Krishna B. Rajan, David T. Miller
1992ITCOne-Pass Redundancy Identification and Removal.Miron Abramovici, Mahesh A. Iyer
1992ITCWarning: 100% Fault Coverage May Be Misleading!!Miron Abramovici, Prashant S. Parikh
1991ITCThe Best Flip-Flops to Scan.Miron Abramovici, James J. Kulikowski, Rabindra K. Roy
1990ITCGlobal cost functions for test generation.Miron Abramovici, David T. Miller, R. Henning
1989ICCADDynamic redundancy identification in automatic test generation.Miron Abramovici, David T. Miller, Rabindra K. Roy
1989ICCDSystem-level design verification in the AT&T computer division: overview and strategy.Miron Abramovici, J. W. Bierbauer, R. H. Hellman, C. L. Hong, David T. Miller, R. G. Taylor
1989ICCDSystem-level design verification in the AT&T Computer Division: tools.Miron Abramovici, James J. Kulikowski, David T. Miller, Prem R. Menon
1988ICCADCritical path tracing in sequential circuits.Prem R. Menon, Ytzhak H. Levendel, Miron Abramovici
1988ITCWhat is the Path to Fast Fault Simulation?Miron Abramovici, Balaji Krishnamurthy, Rob Mathews, Bill Rogers, Michael Schulz, Sharad Seth, John A. Waicukauski
1985ITCLow-Cost Fault Simulation: Why, When and How.Miron Abramovici
1985ITCTest Generation In Lamp2: System Overview.Miron Abramovici, James J. Kulikowski, Premachandran R. Menon, David T. Miller
1985ITCTest Generation In Lamp2: Concepts and Algorithms.Miron Abramovici, James J. Kulikowski, Premachandran R. Menon, David T. Miller
1983DACCritical path tracing - an alternative to fault simulation.Miron Abramovici, Prem R. Menon, David T. Miller
1983ITCA Practical Approach to Fault Simulation and Test Generation for Bridging Faults.Miron Abramovici, Premachandran R. Menon
1982DACA logic simulation machine.Miron Abramovici, Ytzhak H. Levendel, Prem R. Menon
1982ISCAA logic simulation machine.Miron Abramovici, Ytzhak H. Levendel, Prem R. Menon
1981DACA maximal resolution guided-probe testing algorithm.Miron Abramovici
1980DACFault diagnosis based on effect-cause analysis: An introduction.Miron Abramovici, Melvin A. Breuer
1977DACConcurrent fault simulation and functional level modeling.Miron Abramovici, Melvin A. Breuer, K. Kumar