Skip to content

ACM International Symposium on Computer Architecture

ISCA

A*

CORE rank

CORE rank (raw)

A*

Acceptance rate

19.0% (2024)

Fields of research

Computer Systems Engineering · Distributed Computing and Systems Software · Software Engineering

Papers indexed

2,833

1973–2026

Papers per year

1973172 peak2026

ISCA papers

2,833 records sourced from DBLP. Search titles, filter by year, sort by recency.

YearTitleAuthors
1988Performance Tradeoffs in Cache Design.Steven A. Przybylski, Mark Horowitz, John L. Hennessy
1988A Cache-based Message Passing Scheme for a Shared-bus Multiprocessor.Bruno R. Preiss, V. Carl Hamacher
1988The Performance Potential of Multiple Functional Unit Processors.Andrew R. Pleszkun, Gurindar S. Sohi
1988Trade-offs Between Devices and Paths in Achieving Disk Interleaving.Spencer W. Ng, Dorothy Lang, Robert Selinger
1988Analysis of Memory Referencing Behavior For Design of Local Memories.Geoffrey D. McNiven, Edward S. Davidson
1988A Bit-Plane Architecture for Optical Computing with Two-Dimensional Symbolic Substitution.Ahmed Louri, Kai Hwang
1988A Fetch-And-Op Implementation for Parallel Computers.G. Jack Lipovski, Paul Vaughan
1988Scrambled Storage for Parallel Memory Systems.De-Lei Lee
1988Deadlock Avoidance for Systolic Communication.H. T. Kung
1988The Architecture of a Linda Coprocessor.Venkatesh Krishnaswamy, Sudhir Ahuja, Nicholas Carriero, David Gelernter
1988Regular CC-Banyan Networks.Doug W. Kim, G. Jack Lipovski, Alfred C. Hartmann, Roy M. Jenevein
1988A Partial-Multiple-Bus Computer Structure with Improved Cost-Effectiveness.Hong Jiang, Kenneth C. Smith
1988Traffic Analysis of Rectangular SW-Banyan Networks.Roy M. Jenevein, Thomas Mookken
1988Design of a Concurrent Computer for Solving Systems of Linear Equations.Kishan Jainandunsing, Ed F. Deprettere
1988Toward a Dataflow/von Neumann Hybrid Architecture.Robert A. Iannucci
1988Exploiting Parallel Microprocessor Microarchitectures With a Compiler Code Generator.Wen-mei W. Hwu, Pohua P. Chang
1988MASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing.Robert H. Halstead Jr., Tetsuya Fujita
1988The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor.James R. Goodman, Philip J. Woest
1988Critical Issues in Mapping Neural Networks on Message-Passing Multicomputers.Joydeep Ghosh, Kai Hwang
1988Solving Partial Differential Equations in a Data-Driven Multiprocessor Environment.Jean-Luc Gaudiot, C. M. Lin, M. Hosseiniyar
1988Design and Performance of Special Purpose Hardware for Time Warp.Richard Fujimoto, Jya-Jang Tsai, Ganesh Gopalakrishnan
1988High-Performance Multi-Queue Buffers for VLSI Communication Switches.Yuval Tamir, Gregory L. Frazier
1988The Reconfigurable Arithmetic Processor.Stuart Fiske, William J. Dally
1988Performance Evaluation of On-Chip Register and Cache Organizations.Richard J. Eickemeyer, Janak H. Patel
1988A Characterization of Sharing in Parallel Programs and Its Application to Coherency Protocol Evaluation.Susan J. Eggers, Randy H. Katz
2,2512,275 of 2,833← PreviousNext →

Comparable venues

Other A*/A conferences filed under the same field of research.