Skip to content

International Symposium on Microarchitecture

MICRO

A*

CORE rank

CORE rank (raw)

A*

Acceptance rate

21.0% (2023)

Fields of research

Computer Systems Engineering

Papers indexed

2,401

1972–2025

Papers per year

1972123 peak2025

MICRO papers

2,401 records sourced from DBLP. Search titles, filter by year, sort by recency.

YearTitleAuthors
2002Instruction fetch deferral using static slack.Gregory A. Muthler, David Crowe, Sanjay J. Patel, Steven Lumetta
2002Cherry: checkpointed early resource recycling in out-of-order microprocessors.Jos F. Martnez, Jose Renau, Michael C. Huang, Milos Prvulovic, Josep Torrellas
2002Exploiting data-width locality to increase superscalar execution bandwidth.Gabriel H. Loh
2002Reduced code size modulo scheduling in the absence of hardware support.Josep Llosa, Stefan M. Freudenberger
2002Convergent scheduling.Walter Lee, Diego Puppin, Shane Swenson, Saman P. Amarasinghe
2002Compiling for instruction cache performance on a multithreaded architecture.Rakesh Kumar, Dean M. Tullsen
2002Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks.Christoforos E. Kozyrakis, David A. Patterson
2002Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction.Nam Sung Kim, Krisztin Flautner, David T. Blaauw, Trevor N. Mudge
2002Generating physical addresses directly for saving instruction TLB energy.Ismail Kadayif, Anand Sivasubramaniam, Mahmut T. Kandemir, Gokul B. Kandiraju, Guangyu Chen
2002Dynamic addressing memory arrays with physical locality.Steven Hsu, Shih-Lien Lu, Shih-Chang Lai, Ram Krishnamurthy, Konrad Lai
2002Microarchitectural denial of service: insuring microarchitectural fairness.Dirk Grunwald, Soraya Ghiasi
2002Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor.Enric Gibert, F. Jess Snchez, Antonio Gonzlez
2002A faster optimal register allocator.Changqing Fu, Kent D. Wilken
2002Managing static leakage energy in microprocessor functional units.Steve Dropsho, Volkan Kursun, David H. Albonesi, Sandhya Dwarkadas, Eby G. Friedman
2002DELI: a new run-time control point.Giuseppe Desoli, Nikolay Mateev, Evelyn Duesterwald, Paolo Faraboschi, Joseph A. Fisher
2002Three-dimensional memory vectorization for high bandwidth media memory systems.Jess Corbal, Roger Espasa, Mateo Valero
2002Pointer cache assisted prefetching.Jamison D. Collins, Suleyman Sair, Brad Calder, Dean M. Tullsen
2002Microarchitectural support for precomputation microthreads.Robert S. Chappell, Francis Tseng, Adi Yoaz, Yale N. Patt
2002Characterizing and predicting value degree of use.J. Adam Butts, Gurindar S. Sohi
2002Hierarchical Scheduling Windows.Edward Brekelbaum, Jeff Rupley, Chris Wilkerson, Bryan Black
2002Power protocol: reducing power dissipation on off-chip data buses.K. Basu, Alok N. Choudhary, Jayaprakash Pisharath, Mahmut T. Kandemir
2002Vacuum packing: extracting hardware-detected program phases for post-link optimization.Ronald D. Barnes, Erik M. Nystrom, Matthew C. Merten, Wen-mei W. Hwu
2001Exploiting VLIW schedule slacks for dynamic and leakage energy reduction.Wei Zhang, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin, David Duarte, Yuh-Fang Tsai
2001Modulo scheduling with integrated register spilling for clustered VLIW architectures.Javier Zalamea, Josep Llosa, Eduard Ayguad, Mateo Valero
2001A code decompression architecture for VLIW processors.Yuan Xie, Wayne H. Wolf, Haris Lekatsas
1,6011,625 of 2,401← PreviousNext →

Comparable venues

Other A*/A conferences filed under the same field of research.