Protecting combinational logic in pipelined microprocessor cores against transient and permanent faults.

Imran Wali, Arnaud Virazel, Alberto Bosio, Luigi Dilillo, Patrick Girard, Aida Todri

Browse the full DDECS paper archive.