An effective hybrid fault-tolerant architecture for pipelined cores.

Imran Wali, Arnaud Virazel, Alberto Bosio, Luigi Dilillo, Patrick Girard

Browse the full ETS paper archive.