A technology mapper for depth-constrained FPGA logic cells.

Zhenghong Jiang, Grace Zgheib, Colin Yu Lin, David Novo, Zhihong Huang, Liqun Yang, Haigang Yang, Paolo Ienne

Browse the full FPL paper archive.