A novel capture-safety checking method for multi-clock designs and accuracy evaluation with delay capture circuits.

Kohei Miyase, Masao Aso, Ryou Ootsuka, Xiaoqing Wen, Hiroshi Furukawa, Yuta Yamato, Kazunari Enokimoto, Seiji Kajihara

Browse the full VTS paper archive.