Skip to content

Design, Automation and Test in Europe Conference

DATE

A

CORE rank

CORE rank (raw)

A

Fields of research

Computer Systems Engineering · Software Engineering

Papers indexed

9,217

1995–2026

Papers per year

1995445 peak2026

DATE papers

9,217 records sourced from DBLP. Search titles, filter by year, sort by recency.

YearTitleAuthors
2018Gradient importance sampling: An efficient statistical extraction methodology of high-sigma SRAM dynamic characteristics.Thomas Haine, Johan Segers, Denis Flandre, David Bol
2018DFPC: A dynamic frequent pattern compression scheme in NVM-based main memory.Yuncheng Guo, Yu Hua, Pengfei Zuo
2018ATPG power guards: On limiting the test power below threshold.Rohini Gulve, Virendra Singh
2018Non-intrusive testing technique for detection of Trojans in asynchronous circuits.Leonel Acunha Guimaraes, Thiago Ferreira de Paiva Leite, Rodrigo Possamai Bastos, Laurent Fesquet
2018Towards inter-vendor compatibility of true random number generators for FPGAs.Milos Grujic, Bohan Yang, Vladimir Rozic, Ingrid Verbauwhede
2018Parallel code generation of synchronous programs for a many-core architecture.Amaury Graillat, Matthieu Moy, Pascal Raymond, Benot Dupont de Dinechin
2018Quasar, a high-level programming language and development environment for designing smart vision systems on embedded platforms.Bart Goossens, Hiep Luong, Jan Aelterman, Wilfried Philips
2018Efficient verification of multi-property designs (The benefit of wrong assumptions).Eugene Goldberg, Matthias Gdemann, Daniel Kroening, Rajdeep Mukherjee
2018Design and validation of fault-tolerant embedded controllers.Saurav Kumar Ghosh, Soumyajit Dey, Dip Goswami, Daniel Mueller-Gritschneder, Samarjit Chakraborty
2018SMARTag: Error Correction in Cache Tag Array by Exploiting Address Locality.Seyedeh Golsana Ghaemi, Iman Ahmadpour, Mehdi Ardebili, Hamed Farbeh
2018Spintronic normally-off heterogeneous system-on-chip design.Anteneh Gebregiorgis, Rajendra Bishnoi, Mehdi Baradaran Tahoori
2018Three years of low-power image recognition challenge: Introduction to special session.Kent Gauen, Ryan Dailey, Yung-Hsiang Lu, Eunbyung Park, Wei Liu, Alexander C. Berg, Yiran Chen
2018SOCRATES - A seamless online compiler and system runtime autotuning framework for energy-aware applications.Davide Gadioli, Ricardo Nobre, Pedro Pinto, Emanuele Vitali, Amir H. Ashouri, Gianluca Palermo, Joo M. P. Cardoso, Cristina Silvano
2018Understanding turn models for adaptive routing: The modular approach.Edoardo Fusella, Alessandro Cilardo
2018A faithful binary circuit model with adversarial noise.Matthias Fgger, Jrgen Maier, Robert Najvirt, Thomas Nowak, Ulrich Schmid
2018Approximate hardware generation using symbolic computer algebra employing grobner basis.Saman Frhlich, Daniel Groe, Rolf Drechsler
2018HePREM: Enabling predictable GPU execution on heterogeneous SoC.Bjrn Forsberg, Luca Benini, Andrea Marongiu
2018Low-power 3D integration using inductive coupling links for neurotechnology applications.Benjamin J. Fletcher, Shidhartha Das, Chi-Sang Poon, Terrence S. T. Mak
2018A high-speed design methodology for inductive coupling links in 3D-ICs.Benjamin J. Fletcher, Shidhartha Das, Terrence S. T. Mak
2018A novel fault tolerant cache architecture based on orthogonal latin squares theory.Filippos Filippou, Georgios Keramidas, Michail Mavropoulos, Dimitris Nikolos
2018Cell-based update algorithm for occupancy grid maps and hybrid map for ADAS on embedded GPUs.Jrg Fickenscher, Jens Schlumberger, Frank Hannig, Jrgen Teich, Mohamed Essayed Bouzouraa
2018A parameterized timing-aware flip-flop merging algorithm for clock power reduction.Chaochao Feng, Daheng Yue, Zhenyu Zhao, Zhuofan Liao
2018Automatic generation of hardware checkers from formal micro-architectural specifications.Alexander Fedotov, Julien Schmaltz
2018Symbolic quick error detection using symbolic initial state for pre-silicon verification.Mohammad Rahmani Fadiheh, Joakim Urdahl, Srinivasa Shashank Nuthakki, Subhasish Mitra, Clark W. Barrett, Dominik Stoffel, Wolfgang Kunz
2018Leveraging thermally-aware chiplet organization in 2.5D systems to reclaim dark silicon.Furkan Eris, Ajay Joshi, Andrew B. Kahng, Yenai Ma, Saiful A. Mojumder, Tiansheng Zhang
3,1013,125 of 9,217← PreviousNext →

Comparable venues

Other A*/A conferences filed under the same field of research.