Parity prediction synthesis for nano-electronic gate designs.

D. A. Tran, Arnaud Virazel, Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Hans-Joachim Wunderlich

Browse the full ITC paper archive.